

5.8-GHz CMOS T/R Switches With High and Low Substrate Resistances in a 0.18- μm CMOS Process

Zhenbiao Li, Hyun Yoon, Feng-Jung Huang, and Kenneth K. O

Abstract—Two single-pole, double-throw transmit/receive switches were designed and fabricated with different substrate resistances using a 0.18- μm p^- substrate CMOS process. The switch with low substrate resistances exhibits 0.8-dB insertion loss and 17-dBm P_{1dB} at 5.825 GHz, whereas the switch with high substrate resistances has 1-dB insertion loss and 18-dBm P_{1dB} . These results suggest that the optimal insertion loss can be achieved with low substrate resistances and 5.8-GHz T/R switches with excellent insertion loss and reasonable power handling capability can be implemented in a 0.18- μm CMOS process.

Index Terms—Integrated circuits, RF CMOS switch, substrate resistances, T/R switch.

I. INTRODUCTION

SINCE the F.C.C. allocated a 300-MHz band near 5 GHz for the Unlicensed Information Infrastructure (U-NII), the development activities of a 5-GHz CMOS receiver [1]–[3] have substantially increased. However, no progress has been made so far for the integration of CMOS switches at these frequencies, despite their key role in a transceiver.

Recent studies have shown the feasibility of implementing RFCMOS switches at 900 MHz and 2.4 GHz [4], [5]. It has been shown that the insertion loss can be minimized by either increasing or decreasing substrate resistances [4], [5]. The overall limits of substrate resistances are mainly determined by the p-well doping, substrate resistivity and layout. A low substrate resistance layout is favored on a p^+ substrate, since the maximum attainable substrate resistance is inadequate to achieve sufficiently low insertion loss, whereas sufficiently high substrate resistance may be achieved in a p^- substrate for acceptable insertion loss.

In order to examine the potentials of 0.18- μm CMOS switches near 5 GHz, as well as the effects of substrate resistance, two 0.18- μm CMOS switches were fabricated utilizing 20- $\Omega\text{-cm}$ p^- substrates with near the maximum and minimum substrate resistances that can be obtained in the process. The high substrate resistance switch (HSRSW) exhibits 1-dB insertion loss and 18-dBm P_{1dB} point at 5.825 GHz, in comparison to 0.8-dB insertion loss and 17-dBm P_{1dB} point displayed by the low substrate resistance switch (LSRSW). LSRSW is the





Fig. 1. (a) Circuit schematic of an SPDT T/R switch including key substrate resistances (R_B : substrate resistance). (b) A microphotograph of the LSRSW.

first bulk CMOS switch to have an insertion loss less than 1 dB up to 5.825 GHz.

II. T/R SWITCH DESIGN

Key figures of merit of a T/R switch include insertion loss, isolation and power handling capability measured by power 1-dB compression point (P_{1dB}). As shown in Fig. 1, the schematic of an SPDT RF T/R switch is similar to the previously reported 900-MHz and 2.4-GHz switches [4], [5]. In Fig. 1, the capacitors except C_{B1} and C_{B2} are parasitic capacitors of transistors and R_B s are substrate resistances. C_{B1} and C_{B2} are by-pass capacitors to ac ground sources of M_3 and M_4 . The transistor sizes are also listed in the figure.

The effects of substrate resistances on CMOS switch were explained in reference [6]. In this implementation, HSRSW utilizes only one substrate contact for each transistor to achieve as high substrate resistances as possible. On the other hand, large substrate contacts were used in LSRSW to minimize substrate resistances. Fig. 2 shows substrate contacts in LSRSW

Manuscript received April 16, 2002; revised July 22, 2002. This work was supported by the Semiconductor Research Corporation under Contract 885, NSF Career Development Award MIP-9703214, and Intersil Corporation. The review of this letter was arranged by Associate Editor Dr. Arvind Sharma.

The authors are with the Department of Electrical and Computer Engineering, Silicon Microwave Integrated Circuits and Systems Research Group, University of Florida, Gainesville, FL 32611 USA (e-mail: zbli@tec.ufl.edu).

Digital Object Identifier 10.1109/LMWC.2002.807698




Fig. 2. Switch layouts: Pads and substrate contacts. (a) LRSW. (b) HRSW.

and HRSW. The majority of the LRSW area is occupied by substrate contacts. On the contrary, HRSW only has four substrate contacts. Fig. 1 also includes a list of measured values of the key substrate resistances. For $R_{B,M1} = R_{B,M2}$, the measured substrate resistances are 29.3Ω and 707Ω for LRSW and HRSW, respectively. For $R_{B,M3} = R_{B,M4}$, the measured substrate resistances are 85.6Ω and 808Ω for LRSW and HRSW, respectively. The resistances are measured using test circuits identical to the switches except that the drain/source-to-body junctions are replaced with p^+ substrate contacts [7].

The substrate resistances also affect isolation. The low substrate resistances provide a low impedance path between the signal and ground leading to better isolation. The switch power handling capability (P_{1dB}) depends on dc bias of TX and RX nodes. The P_{1dB} can be limited by potentially three effects: 1) the input signal is so large that drain/source-to-body junctions of M_1/M_2 are forward biased; 2) M_3 or M_4 is unintentionally turned on and input signal has a path to ground; 3) the voltage across gate oxide is too large to guarantee its long term TDD reliability [8]. For a given dc bias V_{DC} , conditions 2 and 3 set conflicting requirements for V_{CTRL}/V_{CTRL} . Without losing generality, if Tx to antenna path is assumed to be on, i.e. V_{CTRL} is high, then the condition 2 requires V_{CTRL} small to keep M_2 and M_3 turned off all the time, but condition 3 needs V_{CTRL} sufficiently high to limit the voltage across the gate oxide. The dc bias conditions are evaluated from simulations. As V_{DC} and V_{CTRL} are set to $1.8 V$ and $3.6 V$, respectively, V_{CTRL} is chosen as $1.3 V$. Under this condition, the peak voltages across gate oxide never exceed $2.5 V$, which is safe from the TDD reliability point of view [8]. Fig. 1(b) is a micro-photograph of the




Fig. 3. Measured insertion loss and isolation for HRSW and LRSW.




Fig. 4. Output 1-dB compression point and IP_3 measurements of LRSW at 5.825 GHz.

LRSW which integrates the transistors, resistors, and capacitors. The chip area is $473 \times 451 \mu m^2$.

III. EXPERIMENTAL RESULTS

The switch measurements are performed on wafer. Fig. 3 shows the measured insertion loss and isolation. The insertion loss is about 0.8 dB for LRSW and is 1.0 dB for HRSW, and the isolation is more than 29 dB for LRSW and is 27 dB for HRSW, both at the same operating frequency of 5.825 GHz, and at V_{CTRL} or $V_{GB} = 3.6 V$ and drain/source-to-body reverse bias (V_{DB} and V_{SB}) of $1.8 V$. The return loss of switches is less than -12 dB between 5 and 6 GHz.

The power measurement results of the switches at 5.825 GHz are shown in Fig. 4. When $V_{CTRL} = 3.6 V$ and $V_{CTRL} = 1.3 V$, TX and ANT nodes are connected. P_{1dB} is 18 dBm for HRSW and 17 dBm for LRSW. This is an excellent result considering the voltage limitations of the $0.18\text{-}\mu m$ CMOS process. Output third intercept point (IP_3) was measured using a two-tone test. IP_3 s for both switches are around 33 dBm.

The reliability test is also performed on switches. With ANT node open, which represents infinite VSWR, the switches were stressed for 1 h at input power 17 dBm for LRSW and 18 dBm for HRSW, respectively. No degradation was observed on insertion loss and isolation after the stress.

Besides the higher insertion loss for HRSRW, another difficulty for HRSRW is when the switch is integrated with other circuits, for example, LNA or PA, the substrate contacts of LNA and PA will reduce HRSRW substrate resistances, degrading switch performance, while this will slightly improve the performance of LSRSW. Because of these, low substrate resistance layouts are preferred for T/R switches in the 0.18- μm CMOS process. Lastly, the switches have similar insertion loss, isolation and return loss as GaAs switches, though GaAs switches have higher $P_{1\text{dB}}$ compression points [9], [10].

ACKNOWLEDGMENT

The authors wish to thank UMC and SRC for Copper Contest, under which the circuits were fabricated.

REFERENCES

- [1] B. Razavi, "A 5.2-GHz CMOS receiver with 62-dB image rejection," in *VLSI Circuits Symp. Dig. Tech. Papers*, June 2000, pp. 34–37.

- [2] H. Samavati, H. R. Rategh, and T. H. Lee, "A fully-integrated 5 GHz CMOS wireless-LAN receiver," in *ISSCC Dig. Tech. Papers*, Feb. 2001, pp. 208–209.
- [3] D. Su, M. Zargari, P. Yue, S. Rabii, D. Weber, B. Kaczynski, S. Mehta, K. Singh, S. Mendis, and B. Wooley, "A 5 GHz CMOS transceiver for IEEE 802.11a wireless LAN," in *ISSCC Dig. Tech. Papers*, Feb. 2002, pp. 92–93.
- [4] F.-J. Huang and K. K. O, "A 900-MHz T/R switch with a 0.8-dB insertion loss implemented in a 0.5- μm CMOS process," in *Proc. IEEE CICC*, Orlando, FL, 2000, pp. 341–344.
- [5] —, "A 2.4-GHz single-pole double-throw T/R switch with 0.8-dB insertion loss implemented in a CMOS process," in *Proc. ESSCIRC*, Sept. 2001.
- [6] —, "A 0.5- μm T/R switch for 900-MHz wireless applications," *IEEE J. Solid-State Circuits*, vol. 36, pp. 486–492, May 2000.
- [7] J. Colvin, S. Bhatia, and K. K. O, "Effects of substrate resistances on LNA performance and a bond-pad structure for reducing the effects in a silicon bipolar technology," *IEEE J. Solid State Circuits*, vol. 34, pp. 1339–1344, Sept. 1999.
- [8] TDDDB Results for 0.18 μm , Taiwan Semiconductor Manufacturing Co. Hsinchu, Taiwan, R.O.C., 2001.
- [9] J. Smuk, M. Mahfoudi, D. Belliveau, and M. Shifrin, "Multi-throw plastic MMIC switches up to 6 GHz with integrated positive control logic," in *GaAs IC Symp. Dig. Tech.*, 1999, pp. 259–262.
- [10] HMC224Ms8 GaAs MMIC T/R Switch Data Sheet, Hittite Microwave Corporation.